亚洲综合色区中文字幕-亚洲愉拍自拍另类图片-久久午夜羞羞影院免费观看-精品久久久久中文字幕一区-av成人免费在线-第一福利蓝导航柠檬导航av-在线免费黄色网址-97久久超碰精品视觉盛宴-黑人极品videos精品欧美裸-欧美久久伊人

崗位職責(zé):
1. RTL synthesis, SDC/UPF verification, low power design implementation for advanced technology chips.
2. Design flow/methodology development and innovation for front-end design challenges.
3. Be responsible for RTL verification, synthesis, low power design, and STA/timing closure works for customer’s projects and internal system test chips.
任職要求:
1. MS or above in EE, CS related fields. Experience in Digital IC design flow (from Synthesis, DFT, MBIST, Formality, STA), RTL design, RTL verification is plus.
2. New graduate or 3 years working experience.
3. Familiar with EE CAD tool such as Design compiler, DFT complier, MBIST, n-Lint, Verdi, Verilog tools/flows.
4. Familiar with tcl/Perl/Python program.